Formal Verification Design Consultancy

Category: Datasheets

Many of the formal verification techniques can be applied to IP blocks and subsystems in your portfolio before they are required to be integrated into a SoC. Minimising the number of bugs present in IP components when a SoC is integrated, reducing the need for long simulation debug cycles, or identifying deadcode before attempting code coverage closure, can dramatically reduce the verification effort for your designs.

Download Paper

Datasheets

Request a Quote Request a Call Newsroom Careers Latest Resources

Sondrel IC Design Services

Follow us:        

© 2018 Sondrel IC Design Services | Privacy Policy